Wafer-level testing and test during burn-in for integrated circuits
Wafer-level testing and test during burn-in for integrated circuits is a book. It was written by Sudarshan Bahukudumbi and published by Artech House in 2010.
Key facts
- author: Sudarshan Bahukudumbi
- publication date: 2010
- book publisher: Artech House
- book series: Artech House integrated microsystems series
- book subjects: Integrated circuits-Testing, Integrated circuits-Wafer-scale integration, Semiconductors-Testing
Extract data
Download datasets about Wafer-level testing and test during burn-in for integrated circuits:
Dataset of books series that contain Wafer-level testing and test during burn-in for integrated circuits:
Dataset of book subjects that contain Wafer-level testing and test during burn-in for integrated circuits:
"Wafer-level testing and test during burn-in for integrated circuits" is one of the books by Sudarshan Bahukudumbi, books by Artech House and 2,617,384 books in our database.
Related
Connected or similar to Wafer-level testing and test during burn-in for integrated circuits: .
This dashboard is based on data from: The British Library.
This content is available under the CC BY 4.0 license.